



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/353,535	07/14/1999	JOSHUA J. BLOCH	SUN1P247/P41	3724
22434	7590	02/12/2004	EXAMINER	
BEYER WEAVER & THOMAS LLP			ALI, SYED J	
P.O. BOX 778			ART UNIT	
BERKELEY, CA 94704-0778			PAPER NUMBER	
			2127	

DATE MAILED: 02/12/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/353,535

Applicant(s)

BLOCH, JOSHUA J.

Examiner

Syed J Ali

Art Unit

2127

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on November 17, 2003.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-35 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 8, 9, 15, 16, 25 and 26 is/are allowed.
- 6) ☒ Claim(s) 1-7, 10-14, 17-24 and 27-35 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. §§ 119 and 120

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
* See the attached detailed Office action for a list of the certified copies not received.
- 13) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.
a) ☐ The translation of the foreign language provisional application has been received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____
- 4) ☐ Interview Summary (PTO-413) Paper No(s). _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

1. This office action is in response to Amendment A, paper number 5, which was filed November 17, 2003. Claims 1-35 are presented for examination.

2. The text of those sections of Title 35, U.S. code not included in this office action can be found in a prior office action.

Claim Rejections - 35 USC § 102

3. Claims 1-2, 6, 12-13, 22-23, and 33 are rejected under 35 U.S.C. 102(a) as being anticipated by Torii (USPN 5,913,059).

As per claim 1, Torii discloses a method for providing inheritable thread-local storage from a parent thread to a child thread, the method comprising:

for each thread-local variable, mapping each thread-local variable to a value (col. 15 lines 5-23, "Since the content of the register mapping table 76 is changed according to the program order at the time decoding, the register mapping table 76 is holding the correct mapping information at the time of fork instruction decoding. Therefore, it is possible to perform normal reference for the physical register file 78 also from the child thread, like the case of the parent thread"); and

when a parent thread creates a child thread, automatically iterating over the parent thread's inheritable thread-local values to create the child thread's initial values of one or more thread-local variables (col. 4 line 63 - col. 5 line 4, "When a thread 1 [a parent thread] generating a new thread 3 [a child thread] executes a thread generation instruction

Art Unit: 2127

2 [a 'fork' instruction] on a course of an execution flow to generate the new thread 3, the content at the time when the parent thread 1 executed the fork instruction 2 is inherited to a register file of the child thread 3”).

As per claim 2, Torii discloses the method of Claim 1, wherein the step of mapping comprises maintaining a map, associated with each thread object, that maps each thread-local variable to a value (col. 15 lines 5-23, “Since the content of the register mapping table 76 is changed according to the program order at the time decoding, the register mapping table 76 is holding the correct mapping information at the time of fork instruction decoding”); and the step of iterating comprises iterating over the map such that inheritable thread-local values associated with the parent thread are used to create the initial values of the one or more thread-local variables of the child thread (as discussed above in reference to claim 1, the mapping operation copies the contents of the register iteratively from the parent thread to the child thread).

As per claim 6, Torii discloses the method of Claim 1, wherein a child thread's initial value of a thread-local variable is a copy of a corresponding parent thread's value of a thread-local variable (col. 4 line 63 - col. 5 line 4, “the content at the time when the parent thread 1 executes the fork instruction 2 is inherited to a register file of the child thread”).

As per claim 12, Torii discloses a method for providing automatic value inheritance when a parent thread creates a child thread, comprising:

Art Unit: 2127

associating, for each thread object of the parent thread, each thread-local variable with a value (col. 5 lines 57-63, “when the content of the register file is inherited at the time of fork, all of the contents of the register file at the time of fork are physically inherited to the register file in the processor which executes a newly generated thread”); and

automatically iterating over the inheritable thread-local values of the parent thread to create a child value of a thread-local variable of a child thread (col. 6 line 54 - col. 8 line 2, “In the cycle 3, before the writing to the register r1 is performed in the processor #0 [9a] which is executing the parent thread, reading is performed to transfer the content of the register r1 to the processor #1 [9a] [see [D] in the first half of the cycle 3]. The content of the register r1 is transferred to the register file #1 [13b] of the processor #1 [9b], and is written thereto”) corresponding to each inheritable parent value of a thread-local variable of the parent thread, when the child thread is created (col. 4 line 63 - col. 5 line 4, “When a thread 1 [a parent thread] generating a new thread 3 [a child thread] executes a thread generation instruction 2 [a ‘fork’ instruction] on a course of an execution flow to generate the new thread 3, the content at the time when the parent thread 1 executed the fork instruction 2 is inherited to a register file of the child thread 3”).

As per claim 13, Torii discloses the method of Claim 12, wherein the child value is a copy of the corresponding parent value (col. 4 line 63 - col. 5 line 4, “the content at the time when the parent thread 1 executes the fork instruction 2 is inherited to a register file of the child thread”).

As per claims 22-23, a computer readable medium including program code for implementing the method of claims 12-13 is disclosed in Torii. Specifically, Torii is disclosed in a multi-processor system implementing multithreading. It is therefore inherent in the disclosure of Torii that a computer readable medium must exist in order to make the method disclosed by Torii functional.

As per claim 33, Torii discloses a method for providing automatic inheritance of parent thread-local values to a child thread upon child thread creation, wherein a parent thread is associated with the parent's thread-local values, the method comprising:

determining the parent's inheritable thread-local values associated with one or more thread-local variables of the parent thread (col. 5 lines 57-63, "when the content of the register file is inherited at the time of fork, all of the contents of the register file at the time of fork are physically inherited to the register file in the processor which executes a newly generated thread", wherein the contents of the register file associated with the parent thread are the values that are inheritable); and

automatically initializing the child's thread-local values of one or more thread-local variables of the child thread corresponding to the parent's inheritable thread-local values associated with the one or more thread-local variables of the parent thread, upon creation of the child thread, based on a predetermined child value method (col. 6 line 54 - col. 8 line 2, "In the cycle 3, before the writing to the register r1 is performed in the processor #0 [9a] which is executing the parent thread, reading is performed to transfer the content of the register r1 to the processor #1 [9a] [see [D] in the first half of the cycle

Art Unit: 2127

3]. The content of the register r1 is transferred to the register file #1 [13b] of the processor #1 [9b], and is written thereto”).

Claim Rejections - 35 USC § 103

4. Claims 3, 18-19, and 28-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Torii in view of Kim et al. (USPN 6,553,531) (hereinafter Kim).

As per claim 3, Torii discloses the method of Claim 1, wherein the step of mapping comprises maintaining a map, associated with each thread-local variable, that maps each thread-local variable to a value (col. 4 line 63 - col. 5 line 4, “When a thread 1 [a parent thread] generating a new thread 3 [a child thread] executes a thread generation instruction 2 [a ‘fork’ instruction] on a course of an execution flow to generate the new thread 3, the content at the time when the parent thread 1 executes the fork instruction 2 is inherited to a register file of the child thread”).

Kim discloses the following limitations not shown by Torii, specifically wherein for each thread a linked list is maintained, the linked list linking inheritable thread-local values associated with the thread (col. 13 line 21 - col. 14 line 46, “A chain of records, each called a ‘HLevel_record’ [standing for ‘hierarchy level record’], are created with one such record being created for each level of the class hierarchy.”, “The HLevel_record’s are connected as a doubly linked list”); and wherein the step of iterating comprises iterating over the linked list (wherein this limitation would be performed in conjunction with what is disclosed in Torii, and is addressed further below).

Art Unit: 2127

It would have been obvious to one of ordinary skill in the art to combine Torii with Kim since by storing the variables associated with each thread in a doubly linked list of records, corresponding to different levels of hierarchy as disclosed by Kim (col. 13 lines 47-64) allows both a simple traversal of the variables corresponding to each thread by simply following the links as well as providing a way to easily trace inheritance since the doubly linked list also allows traversal of the records in a hierarchical fashion. Although Torii is related specifically to the inheriting of data via processor register files, it would be a simple modification to have the data of each register defined in a linked list.

As per claim 18, Torii discloses a method for providing automatic value inheritance when a parent thread creates a child thread, the method comprising:

associating, for each thread-local variable, each thread-local variable to a value (col. 4 line 63 - col. 5 line 4, "When a thread 1 [a parent thread] generating a new thread 3 [a child thread] executes a thread generation instruction 2 [a 'fork' instruction] on a course of an execution flow to generate the new thread 3, the content at the time when the parent thread 1 executes the fork instruction 2 is inherited to a register file of the child thread").

Kim discloses the following limitations not shown by Torii, specifically wherein for each thread a linked list is maintained, the linked list linking inheritable thread-local values associated with the thread (col. 13 line 21 - col. 14 line 46, "A chain of records, each called a 'HLevel_record' [standing for 'hierarchy level record'], are created with one such record being created for each level of the class hierarchy.", "The HLevel_record's are connected as a doubly linked list"); and

Art Unit: 2127

automatically iterating over the linked list to create a child value corresponding to each inheritable parent value when a child is created (performed in conjunction with the disclosure of Torii, as discussed above in reference to claim 3).

It would have been obvious to one of ordinary skill in the art to combine Torii with Kim for reasons discussed above in reference to claim 3.

As per claim 19, Torii discloses the method of Claim 18, wherein the child value is a copy of the corresponding parent value (col. 4 line 63 - col. 5 line 4, "the content at the time when the parent thread 1 executes the fork instruction 2 is inherited to a register file of the child thread").

As per claims 28-29, a computer readable medium including program code for implementing the method of claims 18-19 is disclosed in Torii. Specifically, Torii is disclosed in a multi-processor system implementing multithreading. It is therefore inherent in the disclosure of Torii that a computer readable medium must exist in order to make the method disclosed by Torii functional.

5. Claims 4-5, 10-11, 17, 21, 27, and 31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Torii in view of Kim in view of De Pauw.

As per claim 4, De Pauw discloses the following limitations not shown by Torii, specifically the method of Claim 2, wherein the map comprises a hash table (col. 11 lines 7-31, "Each linked list represents a hash bucket, and is composed of HashtableEntry

Art Unit: 2127

objects”, wherein the hash table object is used to quickly reference data, and could be used in conjunction with the disclosure of Kim to effectively speed up the inheritance process, as discussed below).

It would have been obvious to one of ordinary skill in the art to combine the modified Torii and De Pauw since by modifying the doubly linked list of Kim, as discussed in reference to claim 3, a hash table object reflective of the relationship of those linked lists would significantly improve the performance of the inheritance procedure. That is, when a thread creates a child thread, there should be some mechanism in place to locate the data of the parent thread for initializing the values of the child thread. In the case of Torii, this is done through a register file, and iterated through one register at a time. As discussed in reference to claim 3, this register file could be modified to define the data of the register file as a linked list. Nonetheless, the problem remains that the data has to be iterated through sequentially. In the case where there are many threads of execution, the search time to locate the thread of interest could be unreasonably high. By further modifying the linked list to be a hash table wherein the hash table is an array of linked lists, a unique identifier could identify each thread, and a hashing function could tell the inheritance procedure exactly where to find the data that is to be inherited. Furthermore, since the hash table is organized as a linked list, the pertinent data is then connected to the head of the linked list and all data that is to be inherited can be found in minimal time. Please reference Fig. 16 of De Pauw for an indication of how a hash table can be used to indicate depth, similar to that of inheritance and parent/child pairs. While the claim limitations of the parent claim 2 do not specifically refer to linked lists, the disclosure of Kim is pertinent to the present claim, as it shows how a linked list can be

Art Unit: 2127

used to implement inheritance. To that end, the combination of Torii, Kim, and De Pauw show how a hash table, implemented as an array of linked lists, can simplify inheritance.

As per claim 5, De Pauw discloses the method of Claim 3, wherein the map comprises a hash table (col. 11 lines 7-31, "Each linked list represents a hash bucket, and is composed of HashtableEntry objects", wherein the hash table object is used to quickly reference data, and could be used in conjunction with the disclosure of Kim to effectively speed up the inheritance process).

It would have been obvious to one of ordinary skill in the art to combine the modified Torii and De Pauw for reasons discussed above in reference to claim 4.

As per claim 10, De Pauw discloses the method of Claim 2, wherein the method is implemented in a Java programming language as a class (Abstract, "Methods are provided for extracting reference patterns in JAVA and depicting the same").

It would have been obvious to one of ordinary skill in the art to combine the modified Torii and De Pauw for reasons discussed above in reference to claim 4.

As per claim 11, De Pauw discloses the method of Claim 3, wherein the method is implemented in a Java programming language as a class (Abstract, "Methods are provided for extracting reference patterns in JAVA and depicting the same").

It would have been obvious to one of ordinary skill in the art to combine the modified Torii and De Pauw for reasons discussed above in reference to claim 4.

Art Unit: 2127

As per claim 17, De Pauw discloses the method of Claim 12 wherein the method is implemented in a Java programming language as a class (Abstract, "Methods are provided for extracting reference patterns in JAVA and depicting the same").

It would have been obvious to one of ordinary skill in the art to combine the modified Torii and De Pauw for reasons discussed above in reference to claim 4.

As per claim 21, De Pauw discloses the method of Claim 18, wherein the method is implemented in a Java programming language as a class (Abstract, "Methods are provided for extracting reference patterns in JAVA and depicting the same").

It would have been obvious to one of ordinary skill in the art to combine the modified Torii and De Pauw for reasons discussed above in reference to claim 4.

As per claim 27, De Pauw discloses the method of Claim 22, wherein the computer program code is implemented in a Java programming language as a class (Abstract, "Methods are provided for extracting reference patterns in JAVA and depicting the same").

It would have been obvious to one of ordinary skill in the art to combine the modified Torii and De Pauw for reasons discussed above in reference to claim 4.

As per claim 31, De Pauw discloses the method of Claim 28, wherein the computer program code is implemented in a Java programming language as a class (Abstract, "Methods are provided for extracting reference patterns in JAVA and depicting the same").

Art Unit: 2127

It would have been obvious to one of ordinary skill in the art to combine the modified Torii and De Pauw for reasons discussed above in reference to claim 4.

6. Claims 7, 14, 24, and 32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Torii in view of Galloway et al. (USPN 6,378,004) (hereinafter Galloway).

As per claim 7, Galloway discloses the following limitations not shown by Torii, specifically the method of Claim 1, wherein a child thread's value of a thread-local variable is a predetermined function of a corresponding parent thread's value of a thread-local variable (col. 6 line 44 - col. 7 line 2, "The lpParameter parameter specifies a single 32-bit parameter value for an argument for the new thread", wherein the argument is applied to a function to determine the values for the child thread).

It would have been obvious to one of ordinary skill in the art to combine Torii with Galloway since under certain circumstances, the child thread that is inheriting values from a parent thread may not be intended to function in exactly the same manner as the parent thread. In that case, the child thread may rather be intended to function as some sort of derivative of the parent thread, wherein the initial values correspond to how the child thread should behave. Programming languages have functionality in place to support such a concept, such as virtual functions that override the methods of the parent class. Passing parameters to those virtual functions, as suggested by the inheritance method disclosed by Galloway, would allow the child thread to function according to a variety of specifications, thus increasing the scalability and possible uses for a class.

As per claim 14, Galloway discloses the following limitations not shown by Torii, specifically the method of Claim 12, wherein the child value is a function of the corresponding parent value (col. 6 line 44 - col. 7 line 2, "The lpParameter parameter specifies a single 32-bit parameter value for an argument for the new thread", wherein the argument is applied to a function to determine the values for the child thread).

It would have been obvious to one of ordinary skill in the art to combine Torii with Galloway for reasons discussed above in reference to claim 7.

As per claim 24, a computer readable medium including program code for implementing the method of claim 14 is disclosed in Torii. Specifically, Torii is disclosed in a multi-processor system implementing multithreading. It is therefore inherent in the disclosure of Torii that a computer readable medium must exist in order to make the method disclosed by Torii functional.

It would have been obvious to one of ordinary skill in the art to combine Torii with Galloway for reasons discussed above in reference to claim 7.

As per claim 32, Torii discloses a computer system providing automatic inheritance of thread-local values of a parent thread to a child thread, the computer system comprising:

- a processor (Fig. 2, elements 5a and 5b); and

- a computer program operating on the processor that creates child thread-local values for use by a child thread (col. 6 line 54 - col. 8 line 2, "In the cycle 3, before the

Art Unit: 2127

writing to the register r1 is performed in the processor #0 [9a] which is executing the parent thread, reading is performed to transfer the content of the register r1 to the processor #1 [9a] [see [D] in the first half of the cycle 3]. The content of the register r1 is transferred to the register file #1 [13b] of the processor #1 [9b], and is written thereto”, wherein this process continues through all the registers of the parent thread until all the register values are inherited to the child thread).

Galloway discloses the following limitations not shown by Torii, specifically, wherein the computer program identifies one or more inheritable thread-local values associated with the parent thread and operates on the one or more inheritable thread-local values associated with the parent thread such that one or more child thread-local values are a function of the parent’s inheritable thread-local values (col. 6 line 44 - col. 7 line 2, “The lpParameter parameter specifies a single 32-bit parameter value for an argument for the new thread”, wherein the argument is applied to a function to determine the values for the child thread).

It would have been obvious to one of ordinary skill in the art to combine Torii with Galloway for reasons discussed above in reference to claim 7.

7. Claims 20 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Torii in view of Kim in view of Galloway.

As per claim 20, Galloway discloses the following limitations not shown by the modified Torii, specifically, the method of Claim 18, wherein the child value is a function of the corresponding parent value (col. 6 line 44 - col. 7 line 2, “The lpParameter

Art Unit: 2127

parameter specifies a single 32-bit parameter value for an argument for the new thread”, wherein the argument is applied to a function to determine the values for the child thread).

It would have been obvious to one of ordinary skill in the art to add Galloway to the modified Torii since under certain circumstances, the child thread that is inheriting values from a parent thread may not be intended to function in exactly the same manner as the parent thread. In that case, the child thread may rather be intended to function as some sort of derivative of the parent thread, wherein the initial values correspond to how the child thread should behave. Programming languages have functionality in place to support such a concept, such as virtual functions that override the methods of the parent class. Passing parameters to those virtual functions, as suggested by the inheritance method disclosed by Galloway, would allow the child thread to function according to a variety of specifications, thus increasing the scalability and possible uses for a class.

As per claim 30, a computer readable medium including program code for implementing the method of claim 20 is disclosed in Torii. Specifically, Torii is disclosed in a multi-processor system implementing multithreading. It is therefore inherent in the disclosure of Torii that a computer readable medium must exist in order to make the method disclosed by Torii functional.

It would have been obvious to one of ordinary skill in the art to add Galloway to the modified Torii for reasons discussed above in reference to claim 20.

Art Unit: 2127

8. Claims 34-35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Torii in view of Dwyer, III et al. (USPN 6,286,027) (hereinafter Dwyer).

As per claim 34, Dwyer discloses the following limitations not shown by Torii, specifically the method as recited in claim 1, wherein the method is performed in a single processor system (Claim 7, “The method as recited in claim 6 wherein the child thread is ready to be run on a parallel processor”, wherein inheritance between threads is disclosed as it applies to threads running on a single multithreaded processor).

It would have been obvious to one of ordinary skill in the art to combine Torii with Dwyer since the inheriting of thread-local variables between a parent and a child thread is of benefit to single multithreaded processors as well as multiprocessor systems. That is, although Torii is disclosed as a way of spawning child threads across multiple processors to achieve greater throughput, there are other conditions that also could benefit from spawning child threads. For instance, on a uniprocessor system, a parent or master thread could control the creation of all other threads in the system, which in turn provides multiple instruction streams for the purpose of multitasking. The master thread would contain values that initialize a thread, while the main functionality is overridden to provide a specialized function.

As per claim 35, Dwyer discloses the method as recited in claim 12, wherein the method is performed in a single processor system (Claim 7, “The method as recited in claim 6 wherein the child thread is ready to be run on a parallel processor”, wherein

Art Unit: 2127

inheritance between threads is disclosed as it applies to threads running on a single multithreaded processor).

It would have been obvious to one of ordinary skill in the art to combine Torii with Dwyer for reasons discussed above in reference to claim 34.

Allowable Subject Matter

9. Claims 8-9, 15-16, and 25-26 are allowed.

10. The following is a statement of reasons for the indication of allowable subject matter:

The limitation within the above referenced claims pertaining to “creating a separate hash table for inheritable values and a separate hash table for non-inheritable values” and a “flag to identify whether each value in the table is an inheritable or non-inheritable value” is not disclosed or fairly suggested by the prior art. These claims had previously been indicated as allowable, but dependent upon rejected base claims. Applicant has amended the claims to be of independent form, including all the limitation of the intervening claims.

Furthermore, although the inheritance of a parent thread’s value to a spawned child thread is taught by the prior art, the use of separate hash tables to indicate inheritable vs. non-inheritable values is not taught by the prior art. Specifically, Torii discloses the inheritance of a parent thread’s values by a child thread, while Kim discloses the use of a linked list to store an object’s variables and methods, as opposed to the register mechanism of Torii. Furthermore, De Pauw discloses a way of representing a

Art Unit: 2127

linked list using hash buckets. While this combination suggests a way of providing inheritance from a parent thread to a child thread using linked lists and a hashing function to represent a thread's data, it does not indicate any separate data structures for inheritable vs. non-inheritable functions. Rather, the data structures therein store all the variables that may be associated with a thread.

Response to Arguments

11. Applicant's arguments filed November 17, 2003 have been fully considered but they are not persuasive.

12. Applicant argues on page 12, "*Torii merely discloses copying data from a register (data generated by an instruction prior to the thread generation instruction) associated with a first processor to a register of a second processor in a multiprocessor system.*" Similarly, Applicant presents the argument of page 13 that "*Torii fails to disclose or suggest using inheritable thread-local values associated with the parent thread to create the initial values of the one or more thread-local variables of the child thread.*" Similar arguments are presented for claims 13, 22-23 and 33.

Regarding the former argument, the copying of data from a register is not limited to the data generated by an instruction. Rather, the register may contain any associated context data, including the variables and values associated with that thread. Support for this can be found in Frost et al. (USPN 6,643,802) (hereinafter Frost) (col. 3 line 65 - col. 4 line 18, "The thread context may include values of machine registers (e.g., stacks) associated with the thread and the function/subroutine calling history of the thread").

Art Unit: 2127

That is, a thread's context is made up of all the methods and data variables that thread needs to operate. Furthermore, it is noted that one of the main features of Java is to implement local variables through the use of stacks associated with a thread, instead of the conventional method of using machine registers. As indicated by the above citation in Frost, these methods, while dissimilar in some respects, both function to maintain a context for a thread and associate the data with a thread to specific registers. There are no limitations in the claim that would expressly distinguish the use of registers as opposed to another type of data storage.

Regarding the latter argument, Examiner respectfully disagrees. Specifically, at the time the fork instruction is decoded, the contents of the child thread's registers are inherited from the contents of the parent thread's registers. Clearly, the child thread's initial values are set to those that are associated with the parent thread. Furthermore, since the contents of the register are associated with a single thread, they can be considered local values and/or variables. That is, only the thread owning that register has access to the variables.

13. Applicant argues on page 15 that "*Kim fails to disclose maintaining a linked list for a thread that links inheritable thread-local values associated with the thread.*"

Examiner respectfully disagrees with Applicant's interpretation of Kim. Specifically, Kim discloses a way of storing variables and data associated with a class (e.g., thread class) in a linked list. Linked lists provide additional flexibility in terms of how they are traversed, thus providing flexibility in the method of inheriting variables from a parent to a child, whereas registers are traversed sequentially. Thus, the

Art Unit: 2127

modification of the registers of Torii to be stored within a data structure such as a linked list provides an easy to use data structure for storing local variables associated with a thread. Furthermore, the implementation of the inheritance method would be simplified, as the use of classes as in C++ and Java have inheritance functions defined therein that are well documented and supported.

14. Regarding the rejections of claims 4-5, 10-11, 17, 21, 27, and 31, as being unpatentable over Torii in view of Kim in view of DePauw, as well as the rejection of claims 7, 14, 24, and 32, as being unpatentable over Torii in view of Galloway, no substantive arguments are presented other than the secondary references failure to cure the alleged deficiencies of the primary reference. Therefore, in view of the discussion related to the primary reference of Torii above, these arguments are rendered moot.

Conclusion

15. Applicant's amendment necessitated the new grounds of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

Art Unit: 2127

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Syed J Ali whose telephone number is (703) 305-8106. The examiner can normally be reached on Mon-Fri 8-5:30, 2nd Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng-Ai T An can be reached on (703) 305-9678. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.



Syed Ali
January 28, 2004



MENG-AL T. AN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100